半十十

PATENT

ADVA227.001AUS

For

SEP 2 5 2000

IN THE UNITED PATENT AND TRADEMARK OFFICE

Applicant : Tsuruto Matsui

ui ) Group Art Unit 2133

Serial No. : 09/853,998 Filed : May 12, 2001

: PATTERN GENERATOR FOR

SEMICONDUCTOR TEST SYSTEM

Examiner : Unknown

INFORMATION DISCLOSURE STATEMENT

Hon. Commissioner of Patents and Trademarks

Washington, D.C. 20231

Dear Sir:

Enclosed is a form PTO-1449 listing three prior art references relevant to the above-identified application.

These references, U.S. Patent Nos. 6,094,738, 5,852,618 and 6,032,275, are relevant to the invention in the instant case because the semiconductor test system in these patent includes means for inverting test patterns.

Applicant respectfully requests that the references submitted be considered in the substantive examination of this case.

Respectfully submitted,
MURAMATSU & ASSOCIATES

Dated: 9/10/0/

By: <u>fæar Alver</u> Yasuo Muramatsu

Registration No. 38,684

Attorney of Record

7700 Irvine Center Drive Suite 225, Irvine, CA 92618

(949) 753-1127

IDS-A227.001 091001